Abstract
Introduction
Reconfigurable computing allows designers to harness the power of hardware while still providing the flexibility of software. These systems use Field Programmable Gate Arrays (FPGAs) or similar hardware to accelerate algorithm execution by mapping compute-intensive calculations onto a reconfigurable substrate. These hardware resources are frequently coupled with a general-purpose microprocessor that is responsible for controlling the reconfigurable logic and executing program code that cannot be efficiently accelerated. The programmable hardware itself can be comprised of one or more commercially available FPGAs, or can be a custom device designed specifically for reconfigurable computing [Compton00b] .
Run-time reconfiguration (RTR) expands upon the idea of reconfigurability by providing the ability to change the reconfigurable hardware not only between applications, but also within a single application. Over the course of program execution different configurations can be loaded into the FPGA to perform different hardware-optimized computations at different points in time. This allows a larger percentage of a program to be accelerated in hardware. However, the cost of reconfiguration can be quite high. In some situations, configuration overhead can comprise over 98.5% of execution time [Smith99] . This amount of overhead has the potential to eclipse the benefits gained through use of the reconfigurable hardware in RTR applications. Therefore, it is essential to the principle of RTR to reduce the configuration overheads.
The programming architecture of an FPGA can have a significant effect on the configuration overheads encountered in RTR applications. One of the primary configuration architecture designs is the partially reconfigurable FPGA, which is programmed in an addressable fashion. In this paper we show that this design has a much lower configuration overhead for run-time reconfigurable applications than the traditional serially-programmed single-context design that, with few exceptions, dominates the FPGA market. We also present two improvements to the partially reconfigurable structure to further reduce the overhead: relocation and defragmentation. The principle of relocation allows the final placement of a configuration within the FPGA to be determined at runtime, while defragmentation provides a method to consolidate unused area within an FPGA during runtime without unloading useful configurations from the array.
We consider the possibility of adding these features to the Xilinx 6200 [Xilinx96] , a commercial partially reconfigurable FPGA. However, as we show, this architecture is less than ideal for these two programming architecture modifications. We therefore have designed a new FPGA programming architecture that includes hardware support for both relocation and defragmentation. Furthermore, we present software algorithms to control the configuration loading onto this new design. Using these algorithms, we compare the overheads incurred by the new designs to the overheads of the three most prevalent configuration architectures. The new programming architecture design has a considerably lower configuration overhead with only a very minor increase in total chip area.
Basic Programming Architectures
Before introducing new architecture variants, we must first consider existing systems. Traditional FPGA structures have primarily been serially-programmed single-context devices, allowing only one configuration to be loaded at a time. This type of FPGA is programmed using a serial stream of configuration information, requiring a full reconfiguration if any change is required. Designers of reconfigurable systems have found this style of configuration to be too limiting to efficiently implement run-time reconfigurable systems.
In some cases, configurations do not occupy the full reconfigurable hardware, or only a part of a configuration requires modification. In both of these situations a partial reconfiguration of the array is desired, rather than the full reconfiguration supported by the serial device mentioned above. In a partially reconfigurable FPGA, the underlying programming layer operates like a RAM device. Using addresses to specify the target location of the configuration data allows for selective reconfiguration of the array. Frequently, the undisturbed portions of the array may continue execution, allowing the overlap of computation with reconfiguration. When configurations do not require the entire area available within the array, a number of different configurations may be loaded into otherwise unused areas of the hardware. Partially run-time reconfigurable architectures can allow for complete reconfiguration flexibility such as the Xilinx 6200 [Xilinx96] , or may require an full column of configuration information to be reconfigured at once, as in the Xilinx Virtex FPGA [Xilinx99] .
In contrast, a multi-context FPGA includes multiple memory bits for each programming bit location. These memory bits can be thought of as multiple planes of configuration information [Trimberger97] . Only one plane of configuration information can be active at a given moment, but the device can quickly switch between different planes, or contexts, of alreadyprogrammed configurations. In this manner, the multi-context device can be considered a multiplexed set of single-context devices, which requires that a context be fully reprogrammed to perform any modification to the configuration data. However, this requires a great deal more area than the other structures, given that there must be as many storage units per programming location as the number of contexts.
Performance Comparison
As a baseline to our study, we quantify the impact of the three architectures on configuration overhead. In order to compare the costs vs. benefits, we must compute the performance of each design given a fixed area. We have therefore created area models composed of small tileable structures that together form the major components of each architecture. These tileable structures were created by hand using the Magic VLSI layout program, and their sizes in λ 2 were used to calculate the total programming architecture area. Because the area requirements of each programming model differ, the number of programming bits which can fit within the fixed area vary with the architecture. A more complete discussion of the area models used appears elsewhere [Compton00a] . Once we have the area function quantified, we can set the area to a fixed size and compute the number of programming bits that will fit within that area for a given programming architecture. The serial design is based on a two-phase shift chain of programming bits, while the partial is formed of column and row decoders, with five-transistor SRAM cells. The multicontext design is based on a previously published design [Trimberger97] .
To measure performance, caching algorithms were designed to control when configurations should be swapped in and out of the array for each of the FPGA programming architectures, and lower bound algorithms were also developed [Li00] . Together, these algorithms define a range of performance inside of which all realistic algorithms must fall. The configuration overheads incurred by the different FPGA types given a fixed area resource were calculated by simulating 8 different benchmark programs, and calculating the mean overhead encountered. These benchmarks include some compiled for the Garp system [Hauser97] , and some created for the Chimaera System [Hauck97] . The base area for this comparison was computed to be slightly larger than the largest configuration in order to ensure that each configuration would fit within the array. The effect as more resources are available was also measured.
A normalized graph of configuration overheads vs. area is shown in Figure 1 . The results using both the lower bound and real-time algorithms are given. The real-time algorithms developed for this comparison are an upper bound guideline on what performance is possible for the given architecture. The best performance achievable in real-time therefore resides somewhere between this upper bound and the lower bound. Both the partially reconfigurable and the multi-context designs perform far better for a given area than the serial singlecontext. The multi-context device (with four contexts for this comparison) performs slightly better than the partially reconfigurable device for smaller areas, as it can switch quickly between contexts. At larger areas, the configuration bounds on overhead encountered in partially reconfigurable designs fall entirely within the bounds of the overheads seen with the multi-context device. As we will show, the configuration overhead of the partially reconfigurable FPGA can be further lowered by adding two further hardware optimizations: relocation and defragmentation.
Optimization: Relocation / Defragmentation
Partially reconfigurable systems have the advantage over serially programmed systems in that they allow a new configuration to be written to the programmable logic while the configurations not occupying that same area remain intact and available for future use. Because these configurations will not have to be reconfigured onto the array, and because the programming of a single configuration can require the transfer of far less configuration data than the programming of an entire context, a partially reconfigurable system can incur less configuration overhead than a serial FPGA.
However, inefficiencies can arise if two partial configurations have been placed onto overlapping physical locations on the FPGA during compilation. If these configurations are repeatedly used one after another, they must be swapped in and out of the array each time. This type of ping-pong conflict could negate much of the benefit achieved by partially reconfigurable systems. A better solution to this problem is to allow the final placement of the configurations to occur at run-time, allowing for run-time relocation of those configurations [Compton00a, Li00] . Using relocation, a new configuration may be placed onto the reconfigurable array where it will cause minimum conflict with other needed configurations already present on the hardware.
Even with relocation, partially reconfigurable hardware can still suffer from some placement conflicts that could be avoided by using an additional hardware optimization. Over time, as a partially reconfigurable device loads and unloads configurations, the location of the unoccupied area on the array is likely to become fragmented, similar to what occurs in memory systems when RAM is allocated and de-allocated. There could be enough empty area on the device to hold an incoming configuration, but it may be scattered throughout the array. A configuration normally requires a contiguous region of the chip, so it may have to overwrite a portion of a valid configuration in order to be placed onto the reconfigurable hardware. A system that in addition to relocation incorporates the ability to perform defragmentation of the reconfigurable array would also be able to consolidate the unused area by moving valid configurations to new locations. The collected unused area can then be used by incoming configurations, potentially without overwriting any of the defragmented configurations.
Example of 2D Relocation
Figure 2 illustrates a situation in which relocation could be used. The darkly shaded mapping is already present on the FPGA. The lightly shaded mapping is a new mapping that is also to be placed on the FPGA. However, since the first and second configurations have several cell locations in common, they cannot both be present on a traditional partially reconfigurable FPGA simultaneously. However, an FPGA with relocation ability can modify the second configuration to fit the unused space on the grid, thereby allowing both mappings to be present without one overwriting the other's information. Figure 2 shows how the second configuration may be relocated to available cells.
Modifying a Current Architecture
In order to determine the architectural requirements for relocation and defragmentation, we first examined the possibility of converting a commercial partially reconfigurable FPGA, the Xilinx 6200 [Xilinx96] , to have these capabilities. This FPGA was chosen primarily due to its partially reconfigurable nature, but also because the cell layout and local routing of this FPGA are chiefly regular. Each cell has the same abilities, regardless of location. These cells are arranged in an island-style layout, with local routing in the form of nearest-neighbor connections. Longer distance routing is provided in a hierarchical format, which is where we lose homogeneity-an idea critical to relocating configurations without having to alter them.
When relocating a mapping, the functionality of the mapping must be preserved. The location of the cell must be modified to be consistent not only with the total movement of the configuration, but also within the configuration, as for movements such as a rotation of the configuration where the individual cells are offset by differing amounts. Changing the location of a cell involves modifying the address information for the programming data for each cell. Additionally, the routing between cells must be preserved, whether the configuration is rotated, flipped, or merely offset, which requires altering the actual programming data sent to each of the cells. This can be done using simple combinational logic.
We have developed a series of equations that will correctly relocate a given configuration, meeting all the above requirements [Compton00a] . These equations have been decomposed into a combination of three basic movements (flip vertical, flip horizontal, rotate 90˚) and two offset operations (vertical offset, horizontal offset). A relocation pipeline of five stages can therefore be created to operate on each cell of an incoming mapping and output a fully relocated mapping. 
Difficulties of Adapting the 6200
Using the relocation hardware already discussed, we have the ability to implement some form of defragmentation. This is a similar concept to memory defragmentation, although here it is extended to two dimensions. We can use the hardware and movements that we have described to take configurations that are already loaded onto the cell array and move them elsewhere on the array. If we use the same relocation pipeline that we have designed, this operation consists of reading data from the array, running it through the pipeline and writing it back to another location. This is not the quickest way to achieve defragmentation because it involves both a full configuration read and a full configuration write. Alternatively, we could sacrifice some of the flexibility provided by the relocation hardware and employ a defragmentation scheme that simply shifts data directly from cell to cell so that a mapping would be moved horizontally or vertically in single column or row increments. However, this would add a significant amount of routing to a 6200-like FPGA, given that connections would have to be added to relay programming bits from each cell to each of its neighbors. Neither of these two solutions is ideal: one could cause heavy delays due to configuration reads and writes, while the other creates a high area overhead.
Additionally, defragmenting a 2-D array is a complex operation. Essentially, the FPGA must go through a floorplanning stage each time it is defragmented, which is a time-consuming process usually performed in compilation. Although some work has been done on 2-D defragmentation [Diessel97] , the algorithms are more complicated than is desirable for multiple run-time defragmentations. A similar difficulty occurs in relocation. If we required that all configurations occupy a rectangular area, we could find free locations without a great deal of difficulty by keeping a list of free rectangles sorted by size. However, odd-shaped configurations would make the search for available space an examination of the FPGA contents on a cell-by-cell basis, which would need to be performed each time a configuration required relocation.
Another consideration is that of I/O. At compile time, the placement and routing tools connect logic blocks to pins for input and output. The pin locations must remain fixed despite relocation because of the board-level connections to the FPGA. Therefore, each time a configuration is moved, the connections between it and the I/O pins it uses need to be re-routed. As routing is an expensive step in the compilation process, it is unlikely that this could be effectively done at run-time. Alternately, we could use the concept of virtualized I/O, which is a bus-based input/output structure that provides a locationindependent communication method (this concept is studied in more depth later). However, for two-dimensional virtualized I/O, we would need to provide a method for a configuration to communicate with every pin in the FPGA, which is not practical given the large number of both pins and logic blocks.
A further limitation placed on relocation by the actual 6200 design is that in reality we are not able to make arbitrary movements of mappings. Although the 4-cell spanning routing (N4, E4, etc.) does add some distance routing capability to the 6200 array, it can only be written to near the borders of a 4x4 grouping of cells. This severely limits where we can and cannot move mappings. If a mapping contains 4x4 routing, we are limited to horizontal and vertical movements in multiples of four to preserve this routing. A similar phenomenon occurs at the border of a 16x16 grouping of cells, and so on up a final grouping that is the size of the entire chip.
Despite initial appearances, the partially reconfigurable 6200 is not well suited for relocation and defragmentation for the reasons that we have mentioned above. While partial reconfigurability is essential to the concept of relocation and defragmentation, it does not suffice on its own. The next sections describe a number of other important ideas and how they were used in the design of a new architecture created specifically to feasibly support run-time relocation and defragmentation.
New Relocation / Defragmentation Architecture
We propose a new architecture designed specifically to exploit the benefits of run-time relocation and defragmentation. We will refer to this architecture as the R/D (Relocation / Defragmentation) FPGA. First we examine the guidelines used for the design creation, and then we discuss the details of the actual architecture. Next we show a few examples of the operation of this new FPGA. We also examine a few possible extensions to the R/D architecture. Finally, we give performance results comparing the configuration overhead incurred by our new architecture to that encountered using the serial, partially reconfigurable, and multi-context FPGAs for a given area.
Using a few simple design concepts we can ensure that the R/D architecture is suitable for relocation and defragmentation. The ability to selectively program portions of the FPGA is critical to the philosophy of relocation and defragmentation, since its addressability provides a way to specify the location of the configuration at run-time. We therefore base the R/D FPGA on a generic partially reconfigurable core, as shown in Figure 4 left. The second idea is homogeneity. If each cell in the structure is identical, there are no functional obstacles to moving a configuration from one location to any other location within the boundaries of the array. In the same manner, requiring the routing structure to be homogenous removes any placement limitations for routing reasons. This removes the difficulty that the hierarchical routing structure presents in the 6200. Most commercial FPGAs, including the Xilinx 4000 [Xilinx94] and Xilinx Virtex [Xilinx99] , are homogeneous in structure, indicating that this is not an unreasonable constraint. Beyond requiring homogeneity, the actual logic blocks and routing structure of the FPGA are not inhibited, making this programming structure quite flexible and able to support a wide variety of computational architectures. The third concept is virtualized I/O. Using a bus-based input/output structure provides us with a location-independent method to read in and write out data from the individual configurations. Configurations are therefore not limited by I/O constraints to be placed near the FPGA pins, plus the I/O routing remains unchanged when the configuration is mapped to a new location. Several architectures already support this, including Chimaera [Hauck97] , PipeRench [Goldstein99] , and Garp [Hauser97] . Alternately, virtualized I/O can be supported without the use of custom hardware provided that all mappings include bus structures such that adjacent mappings have connected busses [Hutchings97] .
One type of virtualized I/O system for a row-based FPGA is shown in Figure 5 . Row-based FPGAs are those in which a row of FPGA cells forms the atomic configuration unit, and therefore is not shared between configurations. This type of FPGA is discussed in more depth below. The virtualized I/O structure shown includes four global input values per column, and two global output values per column. A cell can select its inputs from the global input lines using a multiplexer. The actual input value read therefore only depends on the setting of the multiplexer. In this structure, cells can only output to a global output line when the corresponding output enable line is set to high for that cell's row. These enable lines are global, and a control structure is required to ensure that only one row at a time may output to any given line. It should be noted that this structure is only necessary for the I/O routing. The routing structures within the R/D FPGA, although homogenous, are unconstrained.
The fourth important idea is that of one-dimensionality of the configurations themselves. Current commercial FPGA architectures are based on a two-dimensional structure, and current tools exploit this design to allow for great flexibility in placement. However, movement of configurations in two dimensions for relocation and defragmentation can be quite difficult, as there are many different placement possibilities to consider. These complexities can be removed when the FPGA is used as a row-based structure, similar to Chimaera [Hauck97] and Garp [Hauser97] . These architectures consider a single row of FPGA cells to be an atomic unit when creating a configuration, where each row forms a stage of the computation. The number of cells in a row is arbitrary, but in general assumed to be the same width as the number of bits in a data word in the host processor. This, in essence, reduces the configurations to one-dimensional objects, where the only allowable variation in configuration area is in the number of rows used. Rotation, horizontal or vertical flipping, or horizontal offset operations are no longer necessary. The only operation required for relocating a configuration is to change the vertical offset. For hardware designed specifically with one-dimensionality in mind, the virtualized I/O is also simplified. Instead of including input and output wires along each column and each row of the FPGA, these lines are only necessary for each column, as described earlier in the example corresponding to Figure 5 .
Not only does this one-dimensional structure reduce the hardware requirements for the relocation architecture, it also simplifies the software requirements for determining where a configuration can be relocated. It is no longer a twodimensional operation. Also, a defragmentation algorithm that operates in two dimensions with possibly odd-shaped configurations could be quite cumbersome. However, when the problem is only one-dimensional, a simpler algorithmbased on memory defragmentation-can be applied.
Architecture Specifics of the R/D FPGA
We created the design for the R/D FPGA by using each of the guidelines of the previous section. This section describes the major components of this new FPGA programming model. While this design is similar to the partially reconfigurable FPGA in a number of ways that we will discuss, it also has several additional architectural features.
Similar to the partially reconfigurable FPGA, the memory array of the R/D FPGA is composed of an array of SRAM bits. These bits are read/write enabled by the decoded row address for the programming data. However, the column decoder, multiplexer, and input tri-state drivers have been replaced with a structure we term the "staging area", as shown in Figure 4 right. This staging area is a small SRAM buffer, which is essentially a set of memory cells equal in number to one row of programming bits in the FPGA memory array. A row of logic cells may contain several rows of configuration bits. Each row of programming bits, and therefore the staging area, contains several words of data. The staging area is filled in an addressable fashion one word at a time. Once the information for the row is complete in the staging area, the entire staging area is written in a single operation to the FPGA's programming memory at the row location indicated by the row address. In this manner the staging area acts as a small buffer between the master CPU and the reprogrammable logic. This is similar in function to a structure proposed by Xilinx [Trimberger95] and present in their Virtex FPGA [Xilinx99] .
In the staging area of the R/D FPGA, there is a small decoder that enables addressable writes/reads. This column decoder determines which of the words in the staging area is being referenced at a given moment. No row decoder is required because we construct the staging area such that although there are several columns, there is only one word-sized row. One output tri-state driver per bit in a word is provided to allow for reading from the staging area to the CPU.
The chip row decoder includes a slight modification, namely the addition of two registers, a 2:1 multiplexer to choose between the two registers, and an adder, where these structures are all equal in width to the row address. This allows a vertical offset loaded into one or more of the registers to be added to the incoming row address, resulting in the new relocated row address. One of the two offset registers is the "write" offset register, which holds the relocation offset used when writing a configuration. The other offset register is the "read" register, which is used during defragmentation for reading a relocated configuration off of the array. The original row address supplied to the reconfiguration hardware is simply the row address of that particular row within the configuration. Therefore, all configurations are initially "located" starting at address 0 at the top of the array.
A basic partially reconfigurable FPGA requires a column decoder to determine which data word within a row should be accessed for reading or writing. However, a column decoder between the staging area and the array is not necessary in the R/D design. The staging area is equal in width to the array, and therefore each bit of the staging area is sent out on exactly one column. This provides for a high degree of parallelism when reading from the FPGA configuration memory to the staging area or writing from the staging area to the FPGA memory, as a full row is read or written in a single operation.
Finally, as we have stated above, the specifics of the logic and routing structures are not dictated by the memory design beyond requiring homogeneity. The particular design is unrestricted because the actual architectures do not influence the discussion of the philosophy and operation of the configuration aspect of the R/D FPGA.
A sample layout of this configuration architecture similar in size to the Xilinx 4003E FPGA [Trimberger00, Xilinx99] appears in Figure 6 . In order to make the components of the architecture more visible, this diagram does not indicate the area required for logic and routing of the FPGA. A complete layout would increase the configuration SRAM space by a factor of 4 to fit the logic and routing resources. Figure 7 illustrates the steps involved in writing a row of configuration data to the FPGA SRAM array. Each step shown uses one memory clock cycle. The words are loaded into the staging area one at a time. Once the words are loaded into the staging area, they are all written in a single write cycle to the memory array itself. Although the figure shows the words loaded in a particular order into the staging area, this is not necessarily the case. The staging area is word-addressable, allowing it to be filled in an arbitrary order. Furthermore, the example shows four words filling the staging area (the number four was chosen for illustrative purposes only). The staging area can be any size, but is expected to be multiple words wide. Figure 7: A single row of configuration data is written to the FPGA by performing multiple word-sized writes to the staging area, followed by a single write from the staging area to the array. Each step shows a single write cycle.
Example of R/D Operation

Incoming Configuration:
Figure 8: An example of a configuration that is relocated as it is written to the FPGA. Writing the data to the Nword staging area requires N cycles per row, while writing from the staging area to the array requires only one cycle.
Relocation of a configuration is accomplished by altering the row address provided to the row decoder. Using a single row offset and an adder provides a simple way to dynamically relocate individual configurations to fit available free space. Figure 8 shows the steps to relocate a configuration as it is being loaded into the FPGA.
First the offset value required to relocate a configuration is loaded. In this case, a value of "3" is written to the write offset register to force the incoming configuration to be relocated directly beneath the configuration already present in the FPGA. Next, the CPU or the DMA loads each configuration row one data word at a time into the staging area. The entire staging area is then written to the destination row of the FPGA in a single operation. The actual address of this row is determined by adding the write offset register to the destination address for that row. For each row of the configuration there are as many writes to the staging area as there are words in a row, followed by one write from the staging area to the FPGA. This is in addition to the single write to the offset register per configuration in order to relocate a configuration to an empty location. The total number of read/write cycles to write a configuration to the array is therefore:
<# rows> * (<staging area size> / <data word size> + 1) + 1
If we consider a number of full row width configurations that would have been programmed onto a basic partially reconfigurable FPGA, we are only adding <# rows> + 1 cycles to the configuration time in order to allow relocation. This is also only one more write than required for current commercial architectures that already use such a staging area. Defragmentation of the R/D FPGA is only slightly more complicated than a simple relocation operation. Rows must be moved from existing locations on the FPGA to new locations without overwriting any necessary data. This is particularly apparent when the new location of a configuration partially overlaps the current location. Depending on the order of the row moves, one or more of the rows of information could be lost. In particular, if a configuration is to be moved "up" in the array, the rows should be moved in a topmost-first order. For a configuration that is to be moved "down", the rows should be moved in a bottommost-first order. Figure 9 shows an example of the correct order to move rows in a configuration to prevent loss of data when the configuration is being moved "up" in the array. Because each of these movements are of entire rows of configuration information, defragmentation is performed very quickly.
Both of the offset registers are used for a defragmentation operation. The read register is used to store the offset of the original location of the configuration. The write register holds the offset of the new configuration location. First, using a row address of 0 and a read offset of 4, the top row of information for the second configuration is read back into the staging area. The row is then written back out to the new location using the same row address, but a write offset of 3. The address sent to the row decoder is incremented (although the contents of the two registers remain unchanged), and the procedure continues with the next row.
Using two registers instead of one allows each row to be moved with a single read and a single write, because the current position (read) and destination (write) offsets are stored separately instead of having to time-share one location. A 1-bit signal controls the 2:1 multiplexer that chooses between the two offsets. There are also two cycles necessary to initialize the two registers. The total number of read/write cycles required to move a configuration is:
<# rows> * 2 + 2
This structure also allows for partial run-time reconfiguration, where small parts of the configuration are altered, but most of the structure of a configuration is left untouched. One example of this type of operation would be a multiply-accumulate with a set of constants that change over time, such as with a time-varying finite impulse response (FIR) filter. A generic example is shown in Figure 10 . The changed memory cells are shown in a darker shade. First, the row to be partially programmed must be read back into the staging area. Then this row is partially modified (through selectively overwriting the staging area) to include the new configuration. Finally, the modified row is written back to the array, preserving the configuration information already present in the row. This is repeated for each altered row in the configuration.
For each row to be altered in the configuration, there is one read of the original row data, one or more writes to change the data in the staging area, and a single write back to the array from the staging area. This is in addition to a single write to an offset register for the configuration offset. The total number of read/write cycles required to place a partial-row configuration onto the array is:
<# rows altered> * 2 + <total # changed words> + 1
The effort of the host processor to perform relocation and defragmentation operations has been kept quite small by the design of the R/D architecture. Essentially, the host can hold in memory a one-dimensional array equal in length to the number of rows in the reconfigurable hardware. A pointer indicates the uppermost free row. When a new configuration is to be loaded onto the hardware, the host can scan starting from the pointer location downward, looking for the first location large enough to house the new configuration. If this location is found, the corresponding offset is loaded into the write offset register, and the configuration is loaded onto the hardware as detailed earlier. The pointer is then updated. If there are no locations large enough to handle the incoming configuration, but there are enough free rows (a count is maintained during the scan), then a defragmentation operation must be performed. The host processor moves through the array, starting from the top. When a configuration is reached that is located below the highest free row, the configuration is moved up to the higher position as indicated by the example of Figure 9 . After the configuration is moved, the scan repeats starting from the bottom of the moved configuration until the end of the array is reached. When the array is fully defragmented, the incoming configuration is loaded into the uppermost free location using the proper offsets. If, however, there are not enough free rows in the reconfigurable hardware to accommodate the new configuration, one of the replacement algorithms described earlier is employed to create enough free area. Then new configuration is loaded, potentially after a defragmentation. These steps require considerably less calculation than the floorplanning or placement operations required in a 2D architecture.
R/D Model Area
We modeled the sizes of a basic partially reconfigurable FPGA and the R/D FPGA using the same structures discussed earlier. We used small modifications to the hardware of the partially reconfigurable FPGA design to create our R/D FPGA design.
The column decoder of the partially reconfigurable system was unnecessary in the R/D version because the staging area is exactly the width of the memory array, and was therefore removed for the R/D size model. There were also several additions to the partially reconfigurable FPGA design to create the R/D FPGA. The staging area structure includes the addition of staging area SRAM, output drivers to allow the CPU to read the staging area, and the small decoder for writing to it. Additionally, the main row decoder for the array was augmented with two registers, a 2:1 multiplexer for choosing between the registers, and an adder to sum the offset from one of the registers with the incoming row address. The area of the virtualized I/O was not considered for this area model. The area impact would depend on the number of input and output lines at each column of the array.
We compared the sizes of the base partially reconfigurable FPGA and the R/D FPGA, each modeled with a megabit (2 20 bits) of configuration data in a square layout (# rows = # 1 bit columns). There are 1024 rows, addressed using 10 bits. For the columns there are 32 32-bit columns, addressed by five bits. The area of the partially reconfigurable array was calculated to be 8.547 X 10 9 λ 2 while the area of the R/D FPGA was calculated to be 8.549 x 10 9 λ 2 , a difference of .0234%. According to this comparison, an R/D FPGA with the same number of programming bits has only a negligible size increase over a basic partially reconfigurable FPGA.
Control Algorithms for R/D FPGA
For the R/D FPGA, the replacement policies have a great impact on reducing the reconfiguration overhead due to the high flexibility available for choosing victim RFUOPs (configurations) to remove when a reconfiguration is required. With relocation, a configuration can be dynamically remapped and loaded to an arbitrary position. With defragmentation, a needed configuration can be loaded provided enough free rows are available, regardless of their locations since the other configurations on the chip can be moved to consolidate the free area. We include details of the lower bound algorithm and one run-time algorithm. A general off-line algorithm integrating the Belady [Belady66] algorithm and a least-recently-used run-time algorithm were also created [Li00] .
Lower Bound Algorithm
The major difficulty in determining an optimal solution for configuration caching is the fact that the different configurations have different sizes and loading latencies. Generally, the loading latency of a configuration is proportional to the size of the configuration. The Belady [Belady66] algorithm gives the optimal replacement for the case that the memory access string is known and the data transfer unit is uniform. Given the configuration sequence, we can therefore achieve a lower bound of our problem if we assume that discrete portions of any configuration (i.e., rows of information) can be transferred. Under this assumption, when a reconfiguration occurs, only a portion of a configuration might be replaced while the rest remains on the chip. When the removed configuration is once again needed, only the missing portion (which in some cases could possibly be the whole configuration) is loaded, rather than automatically loading the entire configuration each time. We therefore present a lower bound algorithm as follows:
1. If a required configuration is not on the chip: 1.1. Find the missing portion of the configuration. While the size of the missing portion is greater than the free space on the chip:
1.1.1. For all configurations that are currently on the chip, a victim is identified such that in the configuration sequence its next appearance is later than the appearance of all others.
1.1.2. Remove as much of the victim configuration as needed, possibly removing the entire configuration.
1.2. Load the missing portion of the demanded RFUOP into the free space.
In our algorithm, we assumed that a portion of a configuration can be retained on the chip, and during reconfiguration only the missing portion of the needed configuration will be loaded. This can be viewed as loading multiple atomic configuration units. Therefore, this problem is essentially a general caching problem, with the atomic configuration unit as the data transfer unit. Since the Belady algorithm provides the optimal replacement for the general caching problem, it also provides the lowest configuration overhead for the R/D FPGA.
Run-Time Algorithm
For the run-time caching algorithm for the R/D FPGA, we first considered the Least-Recently-Used (LRU) paradigm. However, this algorithm is not ideal for run-time reconfiguration because it does not make allowances for the differing sizes of configurations. For example, consider a configuration sequence 1 2 3 1 2 3 1 2 3 …, configurations 1, 2 and 3 have sizes of 1000, 10 and 10 programming bits respectively. Suppose also that the size of the chip is 1010 programming bits. According to the LRU algorithm, the configurations are replaced in the same order as they are used in the sequence. However, the configuration overhead will be much smaller if RFUOP 1 is always kept on the chip. But always keeping larger configurations on the chip is not a good solution, because they may have a very low reload frequency.
Instead, both size and frequency factors should be considered in the algorithm. Therefore, we use a variable "credit" [Young94] to determine the victim configuration, as shown in the following penalty-oriented algorithm:
1. If a demanded configuration is currently on the chip, set its credit equal to its size. Otherwise:
1.1. While there is not enough room to load the required RFUOP:
1.1.1. For all configurations on the chip:
1.1.1.1. Replace the one with the smallest credit 1.1.1.2. Decrease the credit of all other configurations by that value.
1.2. Load the demanded RFUOP and set its credit equal to its size. Figure 11 shows the result of applying relocation and defragmentation to the partially reconfigurable FPGA, comparing it to the partially reconfigurable and the multi-context designs of the same area. The benchmarks used for this comparison are the same as used for the graph appearing earlier in the paper. The R/D FPGA had the best lower-bound results of any of the programming architectures-nearly a factor of 12 improvement in one case over the serially programmed FPGA. It also had the best results for the realistic algorithms for FPGA sizes at least 1.5 times the rough area of the largest configuration in a benchmark. The R/D FPGA shows less than half the overhead of the partially reconfigurable FPGA in the lower bound cases, and in fact the R/D upper bound realistic results are even slightly less than the lower bound partially reconfigurable results at all areas. For the multi-context design, as the available FPGA area increases, the results of the R/D FPGA using the realistic algorithm approaches and surpasses the lower bound results of the multi-context device. Because at the heart of the R/D FPGA design is a partially reconfigurable core, it performed at least as well as the basic partially reconfigurable FPGA. Only the multi-context FPGA showed any potential for having a lower configuration overhead than the R/D design. For FPGA sizes that are close to the minimum area, the R/D design's upper and lower bounds are slightly lower than the corresponding bounds for the multicontext, and can therefore be considered essentially equivalent.
R/D Performance
However, a slightly larger FPGA area (1.25 and 1.5 times the base minimum area) causes the multi-context boundaries to be nearly completely within the bounds for the R/D design. As the size of the given FPGA area increases to twice the smallest size examined, the upper realistic bound for the R/D FPGA reaches the lower-bound performance of the multi-context FPGA. Therefore, for larger FPGA sizes, the R/D FPGA will most likely outperform the multi-context design regardless of improvements to caching algorithms for mutlicontext devices.
This architecture performs well for a variety of reasons. First, because it is partially reconfigurable, only the portions of the array that require reconfiguration must be altered when loading a new configuration. The more traditional serial type requires a full-chip reconfiguration, even if only one byte of programming information is to be changed. Likewise, a multi-context device, although it has more than one programming layer, each is serially programmed. Therefore, unless the configuration can be completely background loaded (not always possible, depending on execution order and replacement policy), a multicontext FPGA may still encounter a large number of stall cycles for a reconfiguration of a small area.
Even partially reconfigurable devices without relocation features encounter difficulties when two different configurations occupy the same physical address space. An FPGA with relocation (such as the R/D design) provides the ability to place configurations at different locations so as not to conflict with other configurations already loaded. The defragmentation capability of the R/D FPGA also allows configurations already programmed onto the chip to be rearranged to consolidate the maximum amount of free space. This helps to avoid unnecessary unloading and reloading of useful configurations.
Relocation and defragmentation provide mechanisms to combat many of the problems causing configuration overhead in current FPGA designs. The R/D FPGA design has the greatest potential among those studied to lower configuration overhead through the programming structure itself. This especially holds true as FPGAs continue to increase in area.
Conclusion
Run-time reconfiguration provides a method to accelerate a greater portion of a given application by allowing the configuration of the hardware to change over time. Apart from the benefits of added capacity through the use of virtual hardware, run-time reconfiguration also allows application circuits to be optimized based on run-time conditions. In this manner, performance of a reconfigurable system can approach or even surpass that of an ASIC. However, the benefits of run-time reconfiguration may be decreased due to the heavy penalty of reconfiguration. The use of relocation and defragmentation greatly reduces the configuration overhead encountered in run-time reconfigurable computing. While partial reconfiguration can improve the configuration overhead by just over a factor of 7 over the serially programmed FPGA, the ability to perform relocation and defragmentation of configurations increased this to nearly a factor of 12 for the lower bound, and just under a factor of 8 for the realistic upper bound.
We then presented a new architecture design based on the ideas of relocation and defragmentation. The R/D FPGA exploits the virtues of relocation and defragmentation in order to reduce the overhead of configuration, which is a great concern in run-time reconfigurable applications. The architecture is designed to require little additional run-time effort on the part of the CPU, and requires only a negligible area increase over a basic partially reconfigurable FPGA. Furthermore, the design shares some key physical features with commercial FPGAs, in particular the Xilinx Virtex [Xilinx99] . While the Virtex is not specifically designed to handle relocation and defragmentation, it is partially reconfigurable, and includes a structure similar to the staging area concept presented earlier.
In comparison to the basic partially reconfigurable architecture, the R/D FPGA requires a negligible increase in chip area, and the introduction of a virtual I/O mechanism. However, as a result we achieve as much as 35% improvement in reconfiguration times in these devices for realistic run-time algorithms. Given that several devices already include virtual I/O and the trend towards integrating FPGAs with CPUs, we believe virtual I/O will be a worthwhile compromise.
Compared to a multi-context device the R/D FPGA provides equal performance in a very space-constrained device, going up to an improvement of nearly 50% as more resources are available. The R/D FPGA also avoids the issues of power consumption and clock synchronization during context switches. Also, for applications that do not use multiple configurations, an R/D device has a factor of 6.5 greater capacity than a four-context multicontext device of the same physical area because the extra contexts of a multi-context device will be wasted.
Because of the advantages of this configuration technology compared to current commercial and research architectures, and its relatively limited restrictions on FPGA architecture, we believe it is a compelling next step in the advancement of FPGA programming architectures.
